</>Build with Tariff Intelligence|Programmatic access to tariff calculations and HS code classification.Explore Developer Resources →

Semiconductor Wafer Lapping Jig from Japan

Multi-wafer carrier jig for simultaneous lapping of semiconductor wafers to achieve flatness tolerances critical for device fabrication. Used exclusively with lapping/polishing machines of heading 8460. HTS 8466.20.8040 as specialized work holder for semiconductor processing.

Duty Rate — Japan → United States

12.5%

Rate breakdown

9903.05.4912.5%Except for products described in headings 9903.05.85–9903.05.92, articles the product of Japan, with an ad valorem (or ad valorem equivalent) rate of duty under column 1 less than 12.5 percent, as provided for in U.S. note 52 to this subchapter

Import Tips

Specify total thickness variation (TTV) capabilities (<0.1 micron) to prove semiconductor specification

Include cleanroom class 1 certification for customs cleanroom equipment validation

Avoid importing with polishing slurries to prevent chemical classification complications