New

Ask Wove anything about tariffs.

Try Tariff Assistant

Chemical Mechanical Wafer Polisher from Japan

CMP polisher that achieves atomic-level wafer surface flatness (<0.1nm RMS) using slurry chemistry and mechanical action. Covered by HTS 8486.40.00, note 11(C)(ii)(C) as wafer polishing apparatus. Essential final step before device fabrication.

Duty Rate — Japan → United States

0%

Rate breakdown

9903.05.860%Articles provided for in subdivision (b) of U.S. note 52 to this subchapter

Import Tips

• Document achievable surface roughness and removal rates specific to silicon wafers

• Include platen design specs for 300mm wafer compatibility

• Specify endpoint detection systems for process control validation